We have proposed and fabricated NAND memory array using only ferroelectric-gate thin film transistors (FGTs), whose structure is constructed by a sol-gel ITO channel and a sol-gel stacked ferroelectric (BLT/PZT) gate insulator. We verified almost data disturbance-free operation with a small loss of the memory state.
Introduction
In recent years, thin film transistor NAND-type flash memory [1] and NAND-type memory array with Metal-Ferroelectric-Insulator-Semiconductor structure [2] have been demonstrated with good data retention and endurance. However, the data-disturbance, especially the signal loss of the OFF state in the unselected cell (UC), is a serious issue when reading the stored data of the selected cell (SC) in any conventional NAND-type memories. To overcome this difficulty, NAND EEPROMs using a side-wall transfer-transistor cell has been reported, in which the Si-based transfer transistor was used to protect data of the UC [3] . Also, in order to solve the data-disturbance essentially, Panasonic Corporation has developed a NAND model based on mostly epitaxial growth technique to archive a data disturbance-free operation [4] .
Very recently, we succeeded to demonstrate an excellent operation of a ferroelectric-gate thin film transistor (FGT), whose channel and gate insulator are derived from a solution process [5] . Based on these results above we tried to develop a NAND array using only FGTs. That would lead to a low-cost nonvolatile memory in future. In this conference, we report on an achievement of the data disturbance-free operation of the FGT-NAND array which uses a sol-gel ITO channel and sol-gel stacked (BLT/PZT) gate insulator.
Non-disturbance operation principle
Figure 1(a) shows the schematic of FGT-NAND array, where each FGT structure is shown in its inserted figure. Each cell consists of two FGTs, whose sources and drains are connected to each other. Here, one FGT (m-Tr: memory transistor) is to store data, and the other (p-Tr: pass transistor) is to protect data from disturbance, that is, a pass line (PL) can be electrically formed into FGT-NAND. The write/read operation of FGT-NAND is described as follows: a. Data-write the C12 ( Fig. 1(b) ) -Word line (WL2) of the selected C12 is applied at ±6 V.
Other WLs and PLs are kept even at 0 V to turn ON p-Trs. This is due to ferroelectric-gate nature of FGTs.
-Bit line (BL1) is 0 V, other BLs are applied at the same voltage with WL2. By this action, the data can be written only on the selected C12. b. Data-read the C12 with disturbance-free ( Fig.1(c) ) -All WLs and PLs are grounded because p-Trs can keep ON even at 0 V as mentioned above.
-BL1 is biased by a voltage swept from 0 to 0.3 V, while other BLs are grounded. -PL2 is first applied by a negative pulse to turn OFF p-Tr (C12) while other TLs are 0 V to keep ON the other p-Trs, so that the stored data of m-Tr (C12) can be decoded. After that, PL2 is followed by a positive pulse to turn ON p-Tr (C12) again for protection of the m-Tr (C12) continuously. By this action, we can always decode the stored data of the SC, but not disturb the data of UCs regardless of their memory states. Fig. 1(a) . For the device fabrication, first, a Pt bottom gate was fabricated by sputtering. Second, a new stacked 20-nm-thick BLT/160-nm-thick PZT film was prepared by sol-gel method. Here, the BLT layer prevents diffusion of Pb from the PZT film and creates a well-formed interface with the channel. Third, a Pt film was deposited as the source and the drain electrodes by sputtering. Finally, a 20-nm-thick ITO channel was formed by sol-gel method. The channel Fig. 1 (a) FGT-NAND array for data disturbance-free, (b) voltages applied for data-write of the FGT-NAND array, and (c) voltages applied for data-reading to ensure disturbance-free of the FGT-NAND array. length (L), channel width (W) and gate length (L G ) of each FGT were 4, 60 and 50 µm, respectively. We can see that a well-saturated behavior and a large ON saturation current could be obtained by using this FGT-NAND.
FGT-NAND array fabrication

Results and discussion
Although the retention time is not shown here, we verified that it is extended to several hours which are adequate to evaluate data-disturbance. For this purpose, we investigated on three cells (e.g., C12: selected, C11 and C13: unselected), as shown in Fig. 2(a) , and followed an operation sequence as shown in Fig. 4(a) . For data-write, we applied voltages shown in Fig. 1(b) to FGT-NAND. For data-read, we applied voltages shown in Fig. 1(c) to FGT-NAND.
When the FGT-NAND cell is ON, its drain current is ON-level. On the contrary, when the FGT-NAND cell is OFF, its drain current is OFF-level as shown in Fig. 4 (b) . They are almost 6-order difference between ON state and OFF state as can be also seen from Fig. 3 (a) . Note in Fig. 4 (a) that, when writing and reading data of the selected C12, m-Tr1 of the unselected C11 was OFF and p-Tr1 of the unselected C11 was ON. So, we checked the p-Tr1 could protect the OFF state of m-Tr1 or not. Figure 4(b) shows that the OFF state in m-Tr1 of the unselected C11 is slightly disturbed owing to a little bit higher than OFF-level, after data write/read of the selected C12. However, it is acceptable for this change by considering some discharge in each FGT. We believe that further size reduction of the overlap area between the gate and source-drain electrodes and improvement of each film layer could bring us better disturbance-free property.
Summary
A FGT-NAND memory array was successfully designed and demonstrated using only ferroelectric-gate thin film transistors with solution-processed channel and gate insulator. A wide memory window (3V) and a large on/off current ratio (10 6 ) were obtained for each cell. Importantly, the big issue on the data-disturbance of the conventional NAND circuit was solved with a small loss of the stored signal. This result gives us a great challenge to make further size-downing to satisfy a logic circuit application in future. 
